YOLObile: Real-Time Object Detection on Mobile Devices via Compression-Compilation Co-Design

Yuxuan Cai1, Hongjia Li1, Geng Yuan1, Wei Niu2, Yanyu Li1, Xulong Tang3, Bin Ren2, Yanzhi Wang1
1Northeastern University
2William & Mary
3University of Pittsburgh
1{cai.yuxu, li.hongjia, yuan.geng, li.yanyu, yanz.wang}@northeastern.edu,
2wniu@email.wm.edu, 3bren@cs.wm.edu, 4tax6@pitt.edu

1 Introduction

Object detection, one of the major tasks in the computer vision field, has been drawing extensive research from both academia and industry thanks to the breakthrough of deep neural network (DNN). Object detection is widely adopted in numerous computer vision tasks, including image annotation, event detection, object tracking, segmentation, and activity recognition, with a wide range of applications, such as autonomous driving, UAV obstacle avoidance, robot vision, human-computer interaction, and augmented reality. Considering these application scenarios, it is equivalently important to maintain high accuracy and low latency simultaneously when deploy such applications on resource-limited platforms, especially mobiles and embedded devices.

In the past decades, promising object detection approaches are proposed, which are mainly categorized into two-stage detectors (Girshick et al. 2014; Girshick 2015; Ren et al. 2015; He et al. 2017) and one-stage detectors (Redmon et al. 2016; Redmon and Farhadi 2017, 2018; Bochkovskiy, Wang, and Liao 2020; Liu et al. 2016; Lin et al. 2017). Compared with two-stage detectors, one-stage detectors aim to provide an equitable trade-off between accuracy and speed, and will be mainly discussed in this work. Despite large efforts devoted, representative works such as YOLO (Redmon et al. 2016; Bochkovskiy, Wang, and Liao 2020), SSD (Liu et al. 2016), still require extensive computation to achieve high mean average precision (mAP), result in the main limitation for real-time deployment on mobile devices. Apart from large-scale approaches mentioned above, lightweight object detection architectures targeted for mobile devices are investigated (Sandler et al.; Huang, Pedoeem, and Chen; Li et al.). However, the accomplished efficiency leads to non-negligible accuracy drop.

To address this issue in object detection detectors, model compression techniques have been drawing attention, especially weight pruning methods, which have been proved as one of the most effective approaches to reduce extensive computation and memory intensity without sacrificing accuracy (Wen et al. 2016; Guo, Yao, and Chen 2016; Min et al. 2018; He et al. 2018, 2019). By reducing the vast redundancy in the number of weights, models with structural sparsity achieve higher memory and power efficiency and low latency during inference. Generally, unstructured pruning and structured pruning are the two main trendy schemes of weight pruning. Unstructured pruning eliminates weights in an irregular manner, which causes the essential drawback to obstruct hardware accelerations (Han et al. 2015; Guo, Yao, and Chen 2016; Liu et al. 2018). Structured pruning is observed with notable accuracy degradation due to the coarse-grained nature in pruning whole filters/channels (Min et al. 2018; Zhu et al. 2018; Zhu, Zhou, and Li 2018; Ma et al. 2020b; Zhao et al. 2019; Liu et al. 2020b). To overcome these shortcomings, pattern-based pruning is proposed incorporating fine-grained unstructured pruning in a hardware aware fashion (Ma et al. 2020a; Niu et al. 2020). However, it is only applicable to convolutional (CONV) layers with 3×3 kernels, significantly limiting its deployment in object detection tasks.

The goal of this paper is to achieve real-time object de-
tection by exploiting the full advantages of pruning for inference on mobile platforms. We propose YOLObile framework, a real-time object detection on mobile devices via compression-compilation co-design. State-of-the-art detectors YOLOv4 (Bochkovskiy, Wang, and Liao 2020) is adopted as our detection architecture. YOLObile consists of several novel techniques including a new block based pruning for arbitrary kernel size, compiler optimizations, and a GPU-CPU collaborative acceleration strategy. To be more specific, we propose a novel pruning scheme-block-punched pruning, which is flexible and applicable to CONV layers with any kernel size as well as fully-connected (FC) layers. The whole DNN weights from a certain layer are divided into a number of equal-sized blocks and the weights within a block are pruned to a same shape. To improve the computational efficiency of DNNs on mobile devices, the proposed YOLObile also adopts a mobile GPU-CPU collaborative scheme. As a result, YOLObile achieves high hardware parallelism using our proposed compiler optimizations, including compact storage scheme, block reordering, and highly parallel auto-tuning model employment. Experimental results indicate that YOLObile delivers $14 \times$ compression rate (in weights) of YOLOv4 with 49.0 mAP. It achieves 19.1 frames per second (FPS) inference speed on an off-the-shelf Samsung Galaxy S20, and is $5 \times$ faster than the original YOLOv4.

2 Background

2.1 Preliminaries on Object Detection DNNs

The DNN-based object detectors can be categorized into two mainstreams: (i) two-stage detectors and (ii) one-stage detectors.

Two-stage detectors divide the detection to two stages: extract region of interest (RoI) and then do the classification and bounding box regression tasks based on the RoI. A most representative series of two-stage detectors is R-CNN (Girshick et al. 2014) with its extended generations Fast R-CNN (Girshick 2015) and Faster R-CNN (Ren et al. 2015). R-CNN is the first region-based CNN object detector and it achieves higher object detection performance compared with previous HOG-like features-based systems (Liu et al. 2020a). Through ensuing development, Faster R-CNN has improved both precision and detection efficiency. Despite highest accuracy rates achieved, the major drawback of such two-stage detectors is high computation and still relatively slower inference speed due to the two-stage detection procedure.

One-stage detectors eliminate the RoI extraction stage and directly classify and regress the candidate anchor boxes. YOLO (Redmon et al. 2016) adopts a unified architecture that extracts feature maps from input images, then it regards the whole feature maps as candidate regions to predict bounding boxes and categories. YOLOv2 (Redmon and Farhadi 2017), YOLOv3 (Redmon and Farhadi 2018) and YOLOv4 (Bochkovskiy, Wang, and Liao 2020) are proposed with improved speed and precision. SSD (Liu et al. 2016) is another representative one-stage detector, establishing a fully convolution network to predict a fixed numbers of bounding boxes and scores. One-stage detectors demonstrate an optimized trade-off between accuracy and speed only on high performance desktop GPUs.

Therefore, lightweight object detectors are proposed for mobile devices where both model size and speed are limited. SSDLite (Sandler et al. 2018b) is a mobile friendly variant of regular SSD utilizing a mobile architecture, MobileNet, which is based on an inverted residual structure and uses lightweight depthwise convolutions to filter features. However, the accuracy of these works is sacrificed significantly. On COCO dataset under AP@[0.5:0.95] metric, the accuracy of YOLO-LITE decreases to 12.16 (Huang, Pedoeem, and Chen 2018), while SSDLite (Sandler et al. 2018b) achieves only 22.1 mAP.

2.2 DNN Model Pruning

We now discuss the three most trendy pruning schemes: including fine-grained unstructured pruning, coarse-grained structured pruning, and pattern-based pruning.

Unstructured pruning allows the weights at arbitrary locations in the weight matrix to be pruned, which ensures a higher flexibility to search for optimized pruning structure (Guo, Yao, and Chen 2016; Frankle and Carbin 2018; Dai, Yin, and Jha 2019), as shown in Figure 1 (a). Thus, it usually achieves high compression rate with minor accuracy loss. However, unstructured pruning leads to an irregular sparsity in the weight matrix, which requires additional indices to locate the non-zero weights during the computation. This makes the hardware parallelism provided by the underlying system (e.g., GPUs in mobile platforms) underutilized. Consequently, the unstructured pruning is not applicable for DNN inference acceleration, and even a decrease in speed can be observed (Wen et al. 2016).

Structured pruning prunes the entire channel(s)/filter(s) of DNN weights (Wen et al. 2016; He, Zhang, and Sun 2017; He et al. 2019; Yu et al. 2018). As Figure 1 (b) shows, the filter pruning removes whole row(s) of the weight matrix, where the channel pruning prunes the consecutive columns of corresponding channel(s) in the weight matrix. Structured pruning maintains the regular shape of the weight matrix with reduced dimension. Therefore, it is hardware friendly and can leverage the hardware parallelism to facilitate accel-
Figure 2: Illustration of pattern-based pruning.

To overcome this drawback, a set of compiler-based optimizations are proposed to support sparse DNN models, significantly accelerating the end-to-end DNN inference on mobile devices. However, these optimizations are designed for fine-grained pattern-based pruning such as PatDNN (Niu et al. 2020) and PCONV (Ma et al. 2020a), in which the specific $3 \times 3$ convolution kernels in CONV layers are the main acceleration part. In addition, commonly used layers in object detection such as FC layers and $1 \times 1$ CONV layers are not supported.

### 3 Motivation

As mentioned above, the state-of-the-art object detection works are either accuracy-oriented using a large model size (Ren et al. 2015; Liu et al. 2016; Bochkovskiy, Wang, and Liao 2020) or speed-oriented using a lightweight model but sacrificing accuracy (Sandler et al. 2018a; Huang, Pedoeem, and Chen 2018; Li et al. 2018). Therefore, all of them are hard to simultaneously satisfy the accuracy and latency demands of practical applications on mobile devices. As a result,

**We need a solution that can achieve both high accuracy and low latency on mobile devices.**

While pattern-based pruning seems to be a desirable option since it strikes a balance between execution efficiency and accuracy. However, it is only applicable to the $3 \times 3$ CONV layers and hinders its effectiveness in object detection tasks. Figure 3 illustrates the comparison between $3 \times 3$ convolution layers and non-$3 \times 3$ layers. We select four representative object detection approaches and compare the percentage of their weights and computations. For example, in YOLOv4, one of the representative state-of-the-art networks for object detection, a considerable number of weights and amount of computations (17% and 19%, respectively) are contributed by non-$3 \times 3$ CONV layers.

Compiler-assisted DNN inference acceleration is another attractive option for low-latency DNN inference on mobile devices. It has been proved that, with the assistance of compiler optimizations, the low latency DNN inference can be achieved for image classification tasks (Niu et al. 2020; Ma et al. 2020a). However, such acceleration is still not sufficient enough to satisfy the low latency required by object detection tasks, since it has massive amount of weights and requires more complex computations (Bochkovskiy, Wang, and Liao 2020; Liu et al. 2016). To this end, we raise two key design objectives:

- **Objective 1:** We need a pruning scheme that can (i) simultaneously achieve high accuracy and leverage the underlying hardware parallelism, and (ii) be universally applied on different types of layers.
- **Objective 2:** We need a more efficient computation method for further accelerating the DNN inference speed of object detection tasks.

### 4 Framework Design

#### 4.1 Block-Punched Pruning

To achieve the first objective in Section 3, we propose a novel pruning scheme–block-punched pruning, which pre-
serve high accuracy while achieving high hardware parallelism. In addition to the $3 \times 3$ CONV layer, it can also be mapped to other types of DNN layers, such as $1 \times 1$ CONV layer and FC layer. Moreover, it is particularly suitable for high-efficient DNN inference on resource-limited mobile devices. As shown in Figure 4, the whole DNN weights from a certain layer are divided to a number of equal-sized blocks, where each block contains the weights from $n$ consecutive channels of $m$ consecutive filters. In each block, we prune a group of weights at the same location of all filters while also pruning the weights at the same location of all channels. In other words, the weights to be pruned will punch through the same location of all filters and channels within a block. Note that the number of pruned weights in each block is flexible and can be different across different blocks.

From the accuracy perspective, inspired by the pattern-based pruning (Niu et al. 2020), we adopt a fine-grained structured pruning strategy in block-punched pruning to increase structural the flexibility and mitigate accuracy loss. From the hardware performance perspective, compared to the coarse-grained structured pruning, our block-punched pruning scheme is able to achieve high hardware parallelism by leveraging the appropriate block size and the help of compiler-level code generation. The reason is that typically the number of weights in a DNN layer is very large. Even when we divide the weights into blocks, the computation required by each block is still sufficient to saturate hardware computing resources and achieve high degree of parallelism, especially on the resource-limited mobile devices. Moreover, our pruning scheme can better leverage the hardware parallelism from both memory and computation perspectives. First, during convolution computation, all filters in each layer share the same input. Since the same locations are pruned among all the filters within each block, these filters will skip reading the same input data, thus mitigating the memory pressure among the threads processing these filters. Second, the restriction of pruning identical locations across channels within a block ensures that all of these channels share the same computation pattern (indices), thus eliminating the computation divergence among the threads processing the channels within each block.

In our block-punched pruning, block size affects both the accuracy and the hardware acceleration. On the one hand, a smaller block size provides higher structural flexibility due to its finer granularity, which typically achieves higher accuracy, but at the cost of reduced speed. On the other hand, larger block size can better leverage the hardware parallelism to achieve higher acceleration, but it may cause more severe accuracy loss.

To determine an appropriate block size, we first determine the number of channels contained in each block by considering the computation resource of the device. For example, we use the same number of channels for each block as the length of the vector registers in the mobile CPU/GPU on a smartphone to achieve high parallelism. If the number of channels contained in each block is less than the length of the vector registers, both the vector registers and vector computing units will be underutilized. On the contrary, increasing the number of channels will not gain extra on the performance but cause more severe accuracy drop. Thus, the number of filters contained in each block should be determined accordingly, considering the trade-off between accuracy and hardware acceleration.

The hardware acceleration can be inferred by the inference speed, which can be obtained without the need of retraining the DNN model and is easier to derive compared with model accuracy. Thus, a reasonable minimum required inference speed is set as the design target that needs to be satisfied. As long as the block size satisfies the inference speed target, we choose to keep the smallest number of filters in each block to mitigate the accuracy loss. More detailed results will be elaborated in Section 5.3.

### 4.2 Reweighted Regularization Pruning Algorithm

In the previous weight pruning algorithms, methods such as group Lasso regularization (Wen et al. 2016; He, Zhang, and Sun 2017; Liu et al. 2017) or Alternating Direction Methods of Multipliers (ADMM) (Zhang et al. 2018; Ren et al. 2019; Li et al. 2019) are mainly adopted. However, it leads to either potential accuracy loss or requirement of manual compression rate tuning. Therefore, we adopt the Reweighted Group Lasso (Candes, Wakin, and Boyd 2008) method. The basic idea is to systematically and dynamically reweight the penalties. To be more specific, the reweighted method reduces the penalties on weights with larger magnitudes, which are likely to be more critical weights, and increases the penalties on weights with smaller magnitudes.

Let $W_i \in \mathbb{R}^{M \times N \times K_h \times K_w}$ denote the 4-D weight tensor of the $i$-th CONV layer of CNN, where $M$ is the number of filters; $N$ is the number of input channels; $K_w$ and $K_h$ are the width and height kernels of $i$-th layer. The general
rewighted pruning problem is formulated as

$$\min_{W, b} \quad f(W; b) + \lambda \sum_{i=1}^{N} R(\alpha^{(i)}_i, W_i),$$

(1)

where $f(W; b)$ represents loss function of DNN. $R(\cdot)$ is the regularization term used to generate model sparsity and the hyperparameter $\lambda$ controls the trade-off between accuracy and sparsity. $\alpha^{(i)}_i$ denotes the collection of penalty values applied on the weights $W_i$ for layer $i$.

Under our block-punched pruning, each $W_i$ is divided into $K$ blocks with the same size $g_i m \times g_i n$, namely, $W_i = [W_{i1}, W_{i2}, ..., W_{iK}]$, where $W_{ij} \in \mathbb{R}^{g_i m \times g_i n}$. Therefore, the regularization term is

$$R(\alpha^{(i)}_i, W_i) = \sum_{j=1}^{K} \sum_{h=1}^{g_i m} \sum_{w=1}^{g_i n} ||\alpha^{(i)}_{ijn} \circ W_{ijh,w}\|^2,$$

(2)

where $\alpha^{(i)}_{ijn}$ is updated by $\alpha^{(i)}_{ijn} = \frac{1}{||W_{ijh,w}\|^2 + \tau}$.

The pruning process starts with a pre-trained DNN model. By conducting another training process using the reweighted regularization pruning algorithm, the pruned model with our block-punched regularization pruning algorithm can be obtained.

4.3 Mobile Acceleration with a Mobile GPU-CPU Collaborative Scheme

To achieve the second objective in Section 3, we propose a GPU-CPU collaborative computation scheme to improve the computational efficiency of DNNs on mobile devices. It can be observed that the multi-branch architecture, as shown in Figure 5 (a), is widely used in many state-of-the-art networks such as YOLOv4. Mobile devices have mobile GPU and mobile CPU, currently the DNN inference acceleration frameworks such as TFLite and MNN can only support DNN inference to be executed on either the mobile GPU or the CPU sequentially, which leads to a potential waste of the computation resources. The CPU is underutilized for most of the time when the GPU is computing. Moreover, many branches have no dependencies on each other, and potentially could be computed on mobile GPU and mobile CPU concurrently to achieve higher efficiency and speed.

In our framework, we incorporate our GPU-CPU collaborative computation scheme to optimize two types of branch structures in DNNs, which are 1) the branch structure with CONV layers and 2) the branch structure with non-CONV operations. The examples of the two types of branch structures are shown in Figure 5 (a) and (b). We do the offline device selection based on the speed before deployment.

As we know, the GPU is suitable for high-parallelism computation, such as the convolutional computations, and it significantly outperforms the CPU in terms of speed. Thus, for the branch structure with CONV layers, such as the Cross Stage Partial (CSP) block in YOLOv4 as shown in Figure 5 (a), the GPU is selected for computing the most time-consuming branch, and the problem left is to determine whether the other branches use CPU to compute concurrently or still use GPU to compute sequentially.

In Figure 5 (a), we name the GPU computing time in branch 1 and branch 2 as $t_{g1}, t_{g2}$, CPU computing time as $t_{c1}, t_{c2}$, and data copying time as $\tau$. We execute the most time-consuming branch 1 in GPU and make a decision for branch 2. When using CPU for parallel computing, we also need to add the data copying time $\tau$. The desired GPU-CPU parallel computing time $T_{par}$ depends on the maximum time cost of the branch 1 and branch 2:

$$T_{par} = \max\{t_{g1}, t_{c1} + \tau\}$$

The GPU-only serial computing time $T_{ser}$ is the summation of computing time $t_{g1} + t_{g2}$ of two branches:

$$T_{ser} = t_{g1} + t_{g2}$$

Based on the minimum of GPU-CPU parallel computing time $T_{par}$ and GPU-only computing time $T_{ser}$, we can select the optimal executing device for branch 2. Note that the determination of execution devices for each branch structure in YOLOv4 is independent to other branch structures. Thus, the execution devices for all branch structures in the network can be solved by greedy algorithm (Cormen et al. 2009).

On the other hand, limited by the power and area, mobile GPUs usually have lower performance. For the less computational intensive operations, such as point-wise add operation and point-wise multiplication operation, mobile CPU performs similar or even faster speed compared with mobile GPU. Therefore, for the branch structures with non-CONV operations, either of CPU or GPU can be used for each branch depending on total computation time.

Take the three final output YOLO head structures in YOLOv4 as an example, as shown in Figure 5 (b). After transposing and reshaping the output from the last CONV layer in each branch, we still need several non-CONV operations to get the final output. We measure the total GPU and CPU execution times for the non-CONV operations in each branch and denote them as $t_{g0}, t_{g1}, t_{g2}$ and $t_{c0}, t_{c1}, t_{c2}$ respectively. The $T_{total}$ denotes the total computing time for all three branches.

Now we have eight possible combinations of device selections for the three branches. For example, if first two branches use CPU and the third branch uses GPU, the total computing time will be

$$T_{total} = \max\{t_{c0} + t_{c1} + t_{g2}\}$$

Note that the final output has to be moved to CPU sooner or later, so we do not count the data copying time into the total computation time. As a result, we select the combination that has the minimum total computation time as our desired computation scheme. Putting all together, our proposed GPU-CPU collaborative scheme can effectively increase the hardware utilization and improve the DNN inference speed.

4.4 Compiler-assisted Acceleration

Inspired by PatDNN (Niu et al. 2020), YOLObile relies on several advanced compiler-assisted optimizations that are enabled by our newly designed block-punched pruning to further improve the inference performance. We summarize them here briefly due to the space constraints. First, YOLObile stores the model weights compactly by leveraging the
pruning information (the block and punched pattern) that can further compress the index arrays comparing to the well-known Compressed Sparse Row format. Second, YOLObile reorders blocks to improve memory and computation regularity, and to eliminate unnecessary memory access. Moreover, YOLObile employs a highly parallel auto-tuning model to find the best execution configuration parameters. YOLObile generates both CPU and GPU codes for each layer, and calls the right one according to our GPU-CPU collaborative scheme during the actual inference process.

5 Evaluation

In this section we evaluate our proposed YOLObile framework on mobile devices in terms of accuracy and inference speed, compared with other state-of-the-art frameworks. Additionally, ablation study on different pruning schemes and configurations are provided.

**Experimental Setup** Our models are trained on a server with eight NVIDIA RTX 2080Ti GPUs. The training methods are implemented using PyTorch API. We evaluate our framework on an off-the-shelf Samsung Galaxy S20 smartphone, which has a Qualcomm Snapdragon 865 Octa-core CPU and a Qualcomm Adreno 650 GPU. Each test runs on 50 different input frames (images), with the average speed results reported. Our YOLObile is derived based on YOLOv4, with 320×320 input size, and train on MS COCO dataset (Lin et al. 2014). We denote mAP as the Average Precision under IoU from 0.5 to 0.95. Note that our compiler achieves much higher speed for object detection approaches compared with existing compiler-assisted frameworks, such as TFLite.

5.1 Evaluation of Block-punched Pruning

We first evaluate the accuracy and compression rate of our proposed block-punched pruning in YOLObile framework.

<table>
<thead>
<tr>
<th>#Weights</th>
<th>Comp. Rate</th>
<th>#FLOPs</th>
<th>mAP</th>
<th>AP@[0.5:0.95]</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>64.36M</td>
<td>1×</td>
<td>35.8G</td>
<td>57.3</td>
<td>38.2</td>
<td>3.5</td>
</tr>
<tr>
<td>16.11M</td>
<td>3.99×</td>
<td>10.48G</td>
<td>55.1</td>
<td>36.5</td>
<td>7.3</td>
</tr>
<tr>
<td>8.04M</td>
<td>8.09×</td>
<td>6.33G</td>
<td>51.4</td>
<td>33.3</td>
<td>11.5</td>
</tr>
<tr>
<td>6.37M</td>
<td>10.1×</td>
<td>5.48G</td>
<td>50.9</td>
<td>32.8</td>
<td>13</td>
</tr>
<tr>
<td>4.59M</td>
<td>14.02×</td>
<td>3.95G</td>
<td>49</td>
<td>31.9</td>
<td>17</td>
</tr>
</tbody>
</table>

Table 1: Accuracy and speed under different compression rates.

As mentioned above, block size affects both accuracy and hardware acceleration performance. We adopt 8×4 as our block size, i.e. 4 consecutive channels of 8 consecutive filters. The details of the impact of different block sizes are discussed in ablation study 5.3. The original YOLOv4 model contains 64.36M weights and requires 35.8G floating-point operations (FLOPs). As shown in Table 1, by applying our block-punched pruning, we achieve the compression rate up to 14× (in weights) with 49 mAP. The weight number decreases to 4.59M and FLOPs is reduced to 3.59G. With 92.87% weights and 88.97% FLOPs reduced, our model still maintains a decent accuracy, with only 8.3 mAP loss.

5.2 Evaluation of YOLObile Framework

To validate the effectiveness of our framework, we compare our YOLObile with several representative works. To make fair comparisons, all the results (including the object detection approaches from the reference works) are evaluated under our compiler optimizations. As shown in Table 2, under a similar number of computations and even having a smaller model size, YOLObile consistently outperforms YOLOv3-tiny and YOLOv4-tiny in terms of mAP and FPS. This indicates our proposed block-punched pruning is a more desired method to achieve a smaller model size while maintaining the mAP compared to training a small model from scratch.

YOLObile achieves even higher mAP than the full-size one-stage detector SSD but lower mAP than YOLOv4 and CenterNet. However, the inference speed of YOLObile is much faster than SSD, YOLOv4 and CenterNet (4.5×, 5.5× and 10× respectively). Comparing with the lightweight

![Figure 5: An illustration of the (a) cross-stage partial block and (b) non-convolutonal operations in YOLO Head.](image)

![Figure 6: The accuracy (mAP) and speed (FPS) comparison of YOLObile under different compression rate and different approaches.](image)
Table 2: Accuracy (mAP) and speed (FPS) comparison with other object detection approaches.

<table>
<thead>
<tr>
<th>Approach</th>
<th>Input Size</th>
<th>backbone</th>
<th>#Weights</th>
<th>#FLOPs</th>
<th>mAP</th>
<th>AP@[.5:.95]</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CenterNet-DLA (Duan et al.)</td>
<td>512</td>
<td>DLA34</td>
<td>16.9M</td>
<td>52.58G</td>
<td>57.1</td>
<td>39.2</td>
<td>1.9</td>
</tr>
<tr>
<td>CornerNet-Squeeze (Law et al.)</td>
<td>511</td>
<td>-</td>
<td>31.77M</td>
<td>150.15G</td>
<td>-</td>
<td>34.4</td>
<td>0.3</td>
</tr>
<tr>
<td>SSD (Li et al.)</td>
<td>300</td>
<td>VGG16</td>
<td>26.29M</td>
<td>62.8G</td>
<td>43.1</td>
<td>25.1</td>
<td>4.2</td>
</tr>
<tr>
<td>MobileNetv1-SSDLite (Sandler et al.)</td>
<td>300</td>
<td>MobileNetv1</td>
<td>4.31M</td>
<td>2.30G</td>
<td>-</td>
<td>22.2</td>
<td>49</td>
</tr>
<tr>
<td>MobileNetv2-SSDLite (Sandler et al.)</td>
<td>300</td>
<td>MobileNetv2</td>
<td>3.38M</td>
<td>1.36G</td>
<td>-</td>
<td>22.1</td>
<td>41</td>
</tr>
<tr>
<td>Tiny-DSOD (Li et al.)</td>
<td>300</td>
<td>-</td>
<td>1.15M</td>
<td>1.12G</td>
<td>40.4</td>
<td>23.2</td>
<td>-</td>
</tr>
<tr>
<td>YOLOv4 (Bochkovskiy, Wang, and Liao)</td>
<td>320</td>
<td>CSPDarknet53</td>
<td>64.36M</td>
<td>35.5G</td>
<td>57.3</td>
<td>38.2</td>
<td>3.5</td>
</tr>
<tr>
<td>YOLO-Lite (Huang, Pedoeem, and Chen)</td>
<td>224</td>
<td>Tiny Darknet</td>
<td>0.6M</td>
<td>1.0G</td>
<td>-</td>
<td>12.26</td>
<td>36</td>
</tr>
<tr>
<td>YOLOv3-tiny (Redmon and Farhadi)</td>
<td>320</td>
<td>Tiny Darknet</td>
<td>8.85M</td>
<td>3.3G</td>
<td>29</td>
<td>14</td>
<td>14</td>
</tr>
<tr>
<td>YOLOv4-tiny (Bochkovskiy, Wang, and Liao)</td>
<td>320</td>
<td>CSPDarknet53</td>
<td>4.59M</td>
<td>3.95G</td>
<td>49</td>
<td>31.6</td>
<td>17</td>
</tr>
<tr>
<td>YOLObile (GPU only)</td>
<td>320</td>
<td>CSPDarknet53</td>
<td>4.59M</td>
<td>3.95G</td>
<td>49</td>
<td>31.6</td>
<td>19.1</td>
</tr>
</tbody>
</table>

Table 3: Comparison of different pruning schemes.

<table>
<thead>
<tr>
<th>Pruning Scheme</th>
<th>#Weights</th>
<th>#Weights Comp. Rate</th>
<th>mAP</th>
<th>FPS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Not Prune</td>
<td>64.36M</td>
<td>1×</td>
<td>57.3</td>
<td>3.5</td>
</tr>
<tr>
<td>Unstructured</td>
<td>8.04M</td>
<td>8.09×</td>
<td>53.9</td>
<td>6.4</td>
</tr>
<tr>
<td>Structured</td>
<td>8.04M</td>
<td>8.09×</td>
<td>38.6</td>
<td>12</td>
</tr>
<tr>
<td>Ours</td>
<td>8.04M</td>
<td>8.09×</td>
<td>51.4</td>
<td>11.5</td>
</tr>
</tbody>
</table>

Figure 7: Accuracy (mAP) and speed (FPS) of different block size pruning results.

5.3 Ablation Study

Ablation Study on Pruning Scheme. In this section, we conduct experiments on YOLOv4 under different pruning schemes. Table 3 shows the comparison of different pruning scheme results under 8× compression rate. Unstructured pruning scheme achieves the highest mAP because of its flexibility. However, the inference speed in FPS is only 6.4 due to underutilized hardware parallelism. Structured pruning (filter pruning) shows high inference speed, but with severe accuracy drop. Compared with structured pruning and unstructured pruning, our block-punched pruning scheme achieves both high accuracy and fast inference speed.

Ablation Study on Block Size. We conduct experiments on four different block sizes using our block-punched pruning scheme to check the impact of block size on results. To achieve high hardware parallelism, the number of channels in each block is fixed to 4, which is the same as the length of GPU and CPU’s vector registers. The accuracy and speeds are evaluated under different numbers of filters in each block. As shown in Figure 7, larger block size can better leverage the hardware parallelism compared with smaller block size and achieves higher inference speed. However, it leads to accuracy loss due to its coarse pruning granularity. Smaller block size can achieve higher accuracy but sacrifice the inference speed. According to the results, we consider 8×4 (4 consecutive channels of 8 consecutive filters) as a desired block size on mobile devices, which strikes a good balance between both the accuracy and the speed.

6 Conclusion

In this work, we propose YOLObile, a real-time object detection framework on mobile devices via compression-compilation co-design. A novel pruning scheme-block-punched pruning is also proposed, designed for CONV layers with any kernel size as well as fully-connected (FC) layers. To improve the computational efficiency of DNNs on mobile devices, the proposed YOLObile also features a mobile GPU-CPU collaborative computation scheme in addition to our proposed compiler optimizations. The evaluation demonstrates that our YOLObile framework exhibits high accuracy while achieving high hardware parallelism.
Acknowledgements

This project is partly supported by National Science Foundation (NSF) under CNS-1739748, Army Research Office (ARO) Young Investigator Program 76598CSYIP, a grant from Semiconductor Research Corporation (SRC), and Jeffress Trust Awards in Interdisciplinary Research. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of NSF, ARO, SRC, or Thomas F. and Kate Miller Jeffress Memorial Trust.

Ethics Statement

YOLObile is the first compression-compilation co-design solution to achieve real-time execution of YOLO on mobile devices without compromising accuracy. The ethical aspects and future societal consequences of this research are application-dependent.

References


